The IC industry is headed toward a new era of scaling–and uncertainty–as chip makers race to develop the key building blocks for the next-generation transistor: high-k dielectrics and metal gates.

In logic devices such as finFETs (field-effect transistors), metal gate parasitic capacitance can negatively impact electrical performance. One way to reduce this parasitic capacitance is to optimize ...