Documentation FPGA testing environment The Reed Solomon IP Core is coded in Verilog-2001. No third-party Intellectual properties are contained in this product. Reed Solomon Encoder and Decoder IP ...

Verilog Versus Schematic Entry For simple circuits, it is tempting to just draw a schematic like the one above and either machine translate that to the FPGA or hand translate it to Verilog.